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Abstract – A voltage-mode Kerwin-Huelsman-
Newcomb (KHN) filter using DVCCs is presented. 
The filter has high input impedance and employs 
four active elements, two grounded capacitors and 
five grounded resistors. Based on the generalized 
description of the proposed structure various 
solutions are presented and compared. Spice 
simulation results are included to verify and 
demonstrate the feasibility of the KHN filter. 
 
 
I.   INTRODUCTION 
 
Analog filters are the basic building blocks in 
electronic circuit applications. The KHN (Kerwin-
Huelsman-Newcomb) filter is one of well-known 
biquads and offers several advantages such as low 
components spread, low passive and active sensitivity 
performance, good stability behavior [1]. It provides 
the high-pass (HP), band-pass (BP), and low-pass 
(LP) filtering functions simultaneously. The progress 
in microelectronic area presents new or improves the 
properties of active elements such as Current 
Feedback Amplifiers (CFA) [2], Operational 
Transconductance Amplifiers (OTA) [3], Current 
Conveyors (CC) [4], or Voltage Conveyors [5]. These 
active elements are often used for the design of 
frequency filters and also structures, whose behavior 
is equivalent to the KHN filter [6]-[10] since these 
active elements enable to reduce the number of 
floating passive elements in the structure, which is 
very suitable for integrated implementation [11]. 
Recently, a number of new circuit solutions using 
three and four DVCCs (Differential Voltage Current 
Conveyor) have been presented [12]-[14]. In this 
paper we present new structure employing four 
DVCC and seven grounded passive elements and that 
supplements the group of KHN equivalent biquads 
using DVCC. For the analysis the circuit is with 
advantage described in general to define all possible 
solutions. To verify the feasibility of the proposed 
structure Spice simulations are presented, while 
CMOS structure of the DVCC [14] has been used. 
 
 
Fig. 1 Circuit symbol of a) DVCC, b) GDVCC. 
 
II.   CIRCUIT DESCRIPTION 
 
The DVCC defined in [15] is a five port building 
block with positive and negative current output 
(Fig. 1a) that can be described by following hybrid 
matrix: 
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To make the final circuit solution as simple as 
possible, only single output DVCC is used. If all 
alternative solutions of the proposed circuit (Fig. 2) 
are to be found, it is suitable to use a generalized 
DVCC (GDVCC) (Fig. 1b), where the relationship 
between port voltages and currents is given as 
follows: 
 
 
X 1 Y1 2 Y2v a v a v= ⋅ + ⋅ , Z Xi c i= ⋅ , (2) 
 
where a1, a2, and c can be of the value +1 or –1, while 
a1·a2 = –1. 
General voltage transfer functions of the proposed 
circuit in Fig. 2 are: 
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Fig. 2 Proposed generalized circuit. 
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Fig. 3. Alternative solutions of KHN equivalent biquads according to Table I. 
 
 
Analyzing the denominator of the transfer 
functions (4) following conditions must be fulfilled to 
design a stable circuit: 
 
 
12 14 2 4 1a a c c = − , 11 12 13 1 2 3 1a a a c c c = − . (5) 
 
In this case, 23 combinations of a and c 
coefficients can be found, while the most suitable are 
those where c1 = c2 = c3 = c4 = 1, i.e. a DVCC with a 
positive current output Z is used, which is an 
advantage in avoiding additional current mirrors in 
the internal structure to obtain a Z–. Consequently, 
the number of possible combinations of the a 
coefficients reduces to 4 (Table I.). 
 
Table I. Coefficients combinations 
Solution a11 a12 a13 a14 
A 1 -1 1 1 
B -1 -1 -1 1 
C -1 1 1 -1 
D 1 1 -1 -1 
 
The final circuit solutions of the proposed 
structure are shown in Fig. 3. The angular frequency 
ω0 and quality factor Q are given by: 
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The passive sensitivities of the proposed filter 
 
derived from (6) are: 
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hence are low and not larger than unity in absolute 
value. 
The design equations for required value of ω0 and 
Q are given by taking C1 =C2 = C, G1 = G5: 
 
 
2 3 0G G Cω= = ,  4 5 /G G Q= . (7) 
 
It can be seen that Q is controlled by passive element 
G4 or G5 without affecting ω0. 
The output voltage polarities of the alternative 
solutions are given in the Table II. It is seen that 
adding up the output voltages VLP and VHP in the 
variant B and C a band-stop (BS) filter can be 
designed. Similarly, adding up the output voltages 
VLP, VBP, and VHP in the variant B an all-pass filter 
can be obtained. 
 
Table II. Output voltage polarities 
Solution VLP VBP VHP 
A 1 1 –1 
B 1 –1 1 
C 1 1 1 
D 1 –1 –1 
 III.   SIMULATION RESULTS 
 
The behavior and comparison of alternative circuit 
solutions in Fig. 3 have been done by Spice 
simulations. The used CMOS internal structure of the 
DVCC with a single positive current output Z is 
shown in Fig. 4. [14]. As MOS transistor the SCN 05 
feature size 0.5 µm from MOSIS vendor: AGILENT 
has been used, while the MOSIS parametric test 
results can be found in [13]. The transistor aspect 
ratios are given in Table III [14], and VDD = 1.5 V, 
VSS = –1.5 V, VB1 = VB2 = –0.52 V. 
The circuits in Fig. 3 were simulated to have 
f0 = 1 MHz and Q = 0.707. The circuits design 
parameters are C1 = C2 = 10 pF, R2 = 1/G2 = R3 = 1/G3 
= 15.9 kΩ, R1 = 1/G1 = R5 = 1/G5 = 22.5 kΩ, 
R4 = 1/G4 = 15.9 kΩ. The simulation results of the 
proposed circuits are shown in Fig. 5. 
It is seen that the simulation results agree well 
with theoretical behavior. Comparing the simulations, 
the best results are in the case of the variant B and C 
(Fig. 5b,c), where the most significant difference to 
other ones is in the low-pass response. 
In the Fig. 6 the band-pass magnitude responses of 
all variants are shown for f0 = 1 MHz and Q = 10. The 
values of passive elements are C1 = C2 = 10 pF, 
R2 = R3 = 15.9 kΩ R1 = R5 = 1.59 kΩ, R4 = 15.9 kΩ  
Also here the behavior agrees with theoretical 
assumptions and for all alternative solutions the 
magnitude response is almost the same. 
 
Fig. 4 The CMOS circuit of the DVCC [14]. 
 
Table III. Aspect rations of MOS transistors 
of DVCC in Fig. 4 [14] 
NMOS transistors W [µm] / L [µm] 
  M1, M2, M3, and M4 25/0.5 
  M5 and M6 8/0.5 
  M11 and M12 20/2.5 
PMOS transistors W [µm] / L [µm] 
  M7 and M8 10/0.5 
  M9 and M10 40/2 
 
 
     
 
 a) b) 
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Fig. 5 Magnitude characteristics of the a) A, b) B, c) C, d) D variant for f0 = 1 MHz, Q = 0.707. 
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Fig. 6 Band-pass responses for f0 = 1 MHz, Q = 10. 
 
IV.   CONCLUSION 
 
The high input impedance current conveyor-based 
KHN circuit working in the voltage-mode employing 
four DVCC with single current output Z and seven 
grounded passive elements has been presented. Using 
the generalized description of the DVCC 23 
alternative solutions can be found. Here, four variants 
that use only positive current output Z have been 
proposed and analyzed. According to the Spice 
simulation results the behavior of the presented 
biquad agrees with the theoretical assumptions well.  
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